News Alert

Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings

Highlights

Analog Bits will offer silicon proven SERDES on Intel 3. SERDES will be a multi-rate, multi-protocol area and power optimized PCIe Gen5 SERDES for applications that require lane to lane programmability and also support legacy protocols such as SAS and SATA.

Sunnyvale, CA, September 21, 2023 –Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions is collaborating with Intel Foundry Services (IFS) to develop power optimized Multi-protocol SERDES up to PCIe Gen 5 datarates on Intel 3 process.

"As part of our IDM 2.0 strategy, IFS is partnering with leading IP companies like Analog Bits to create a robust chip design ecosystem that will help our mutual customers deliver leading-edge silicon performance for the most demanding applications," said Suk Lee, Vice President of Design Ecosystem Technology at IFS. "Our advanced processes & packaging technologies and resilient supply chain, combined with Analog Bits PCIe SERDES IP, will pave the way for chip designers to improve their SoC power envelope and lower overall cost."

“IFS is unleashing its silicon design and manufacturing expertise to build customers’ world-changing products. We are pleased to expand our differentiated SERDES IP offerings at IFS for customers requiring domestic manufacturing.” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “We are honored to be chosen by IFS and we will continue expanding our IP product offering with IFS and their customers.”

Our Portfolio

About Analog Bits

Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

Editorial Contact:

Arthur Rogers
Analog Bits
arthur@analogbits.com
(650) 314-0200

Analog Bits Leads the Way at TSMC OIP with High-Accuracy Sensors

Analog Bits will be showcasing numerous IP’s on TSMC’s industry-leading processes N5A process of its new High Accuracy Sensor and Automotive Grade, Silicon Proven IPs at its booth during the upcoming TSMC 2023 NA OIP Ecosystem Forum.

Analog Bits to Demonstrate Automotive Grade IP’s Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum

Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium

Analog Bits will be showcasing the silicon on TSMC’s industry-leading N3E process for its Wide Range PLL, PVT Sensor, Droop Detector, Bandgap, Crystal Oscillator and Clock Buffers at its booth during the upcoming TSMC 2023 North America Technology Symposium.

Analog Bits Awarded ISO 9001 and ASIL B Ready Certifications

Analog Bits has received ISO 9001 Certification for design and development of low-power clocking, sensors, and interconnected IPs.

Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum

Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensors on TSMC’s industry-leading N4 and N5 processes at its booth during the upcoming TSMC 2022 NA Open Innovation Platform

Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium

Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium

SEMIFIVE Acquires Analog Bits

Accelerating SOC platform solution leadership with expanded offerings and global footprint

Analog Bits Partners with Intel Foundry Services as IP Alliance Partner

Analog Bits offers differentiated High-performance LC PLL, Sensors and IO’s on Intel 16

Analog Bits to Demonstrate Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021

Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.

Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes

Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum