Press Release

Analog Bits Expands Global Engineering Footprint with New Design Center in Dongtan, South Korea

Strategic investment strengthens worldwide engineering capabilities and accelerates innovation to support growing need for smarter and more efficient analog and power solutions for advanced semiconductors.

Sunnyvale, CA, July 15, 2026 – Analog Bits (www.analogbits.com), the leading provider of low-power mixed-signal IP (intellectual property) solutions, has expanded its engineering capacity with a new design center in Dongtan, South Korea. This follows the expansion of the company’s Prague design center in 2024, a continuation of the company’s global growth strategy to provide highly experienced engineering design team support in key locations around the world to meet the growing need for smarter and more efficient analog and power solutions for the advanced semiconductor market.

The Dongtan design center’s proven team has experience down to 2nm technologies for AI and other applications and strengthens the company's ability to develop next-generation analog and mixed-signal IP while providing closer collaboration and support for customers across Asia and around the world. “This milestone of expansion is strategic for our future growth and commitments to our customers,” said Mahesh Tirupattur, CEO at Analog Bits. “By expanding our global engineering organization with exceptional talent, we are increasing our capacity to innovate, accelerate product development, and deliver the high-quality IP solutions our customers depend on for their next generation AI, networking, automotive, industrial, and high-performance computing devices.”

Power is often the biggest challenge in system-on-chip (SoC) design today, a gating constraint within today's largest AI and HPC systems which operate at kilowatt-per-SoC and megawatt-per-rack power scales. This applies universally, from demand for compute in data centers and advanced driver assistance systems, to minimizing power consumption in IoT and wearable devices. A key part of addressing this challenge is to enable chip designs that intelligently manage power demands directly within an SoC, so that designers can continuously deliver on power targets while meeting the performance required of the end product. The industry consensus is that the winners of the AI chip era will be determined by power efficiency, thermal management, and signal integrity at high data rates — not raw compute density alone.

According to Tirupattur, “Our mixed signal IP often sits at the intersection of all three, determining how efficiently power is delivered on chip, how accurately signals are timed, and how cleanly high-speed data moves through interconnects. This is where close collaboration with customers and foundries becomes critical, and our design centers in Prague, Czechia, and now Dongtan in South Korea, helps Analog Bits’ position fulfil this commitment to our global customers and partners.”

 

Editorial Contact:

Arthur Rogers
arthur@analogbits.com

About Analog Bits:

Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Its products include precision clocking macros, sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os. With billions of IP cores fabricated in customer silicon, from 0.35um to 2nm processes, Analog Bits has a strong track record of first-time-working silicon with foundries and integrated device manufacturers.

Analog Bits to Present at EE Times Virtual Event, “The Road To Chiplet Scalability” on June 24th, 2026

Analog Bits to Present at EE Times Virtual Event, "The Road To Chiplet Scalability" on June 24th, 2026. Alan Rogers, Analog Bits President and CTO, and Mahesh Tirupattur, Analog Bits CEO, to participate.

Analog Bits Demos Real-Time On-Chip Power Sensing and Delivery on N2P at the TSMC 2026 Technology Symposium

We are honored to be featured in a recent SemiWiki article discussing our demos of real-time on-chip power sensing and delivery on N2P at the TSMC 2026 Technology Symposium.

Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums

Analog Bits continues to develop innovative mixed signal IP in TSMC N2P process technology, with integrated LDOs, pinless remote PVT sensors, and microwatt class and high-performance LC PLLs

2026 Outlook With Mahesh Tirupattur of Analog Bits – SemiWiki Article

We are honored to be featured in a recent SemiWiki "CEO Interview" article discussing company highlights from 2025 and our outlook for 2026.

SemiWiki Podcast EP322: A Wide-Ranging and Colorful Conversation with Mahesh Tirupattur

Analog Bits CEO, Mahesh Tirupattur, was the guest for a recent SemiWiki podcast. Listen to the podcast below.

Analog Bits Awarded TSMC’s 2025 OIP Partner of the Year Award

We are honored to receive the 2025 OIP Partner of the Year Award from TSMC in the Analog IP category for enabling customer designs with broad portfolio of IPs to accelerate design creation.

Analog Bits Steps into the Spotlight at TSMC OIP – SemiWiki Article

We are honored to be featured in a recent SemiWiki article recapping the TSMC 2025 North America Open Innovation Platform® (OIP) where we announced our new IP including LDOs, power supply droop detectors, and embedded clock LC PLLs on TSMC's N3P and N2P processes.

Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum

Company will demonstrate newest LDOs, PLLs, and sensors proven on TSMC’s latest process technologies at the TSMC 2025 Open Innovation Platform® (OIP) Ecosystem Forum in Silicon Valley

Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times

Analog Bits CEO, Mahesh Tirupattur, was recently interviewed by EE Times. See the interview below.

Analog Bits at the 2025 Design Automation Conference – SemiWiki Article

Analog Bits will showcase multiple working analog IPs at the 2025 Design Automation Conference, including at 2nm and 3nm nodes.