Analog Bits to Demonstrate Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021
- Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
November 17-18, 2021
Sunnyvale, CA, November 17-18, 2021 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be presenting their paper: “PCIe/CXL SERDES- Gen4/5 Enterprise Class SerDes & Lowest Power Gen3/4 Consumer SERDES in Samsung 28nm to 5nm Processes“ at Samsung Advanced Foundry Ecosystem (SAFE) Forum.
“Analog Bits low latency SERDES is a key differentiator for high-end enterprise SSD’s and Re-timer SoC’s that are optimizing for performance and throughput,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “And our close collaboration with Samsung gives us the opportunity to help our mutual customers deliver the best possible latency and performance to the end customers in Gen5 and Gen6 in future. We truly appreciate our years of strategic partnership with Samsung.”
About Analog Bits
Founded in 1995, Analog Bits, Inc. (www.analogbits.com) is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SoCs.
Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Automotive Grade IP’s Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
Analog Bits will be showcasing numerous IP’s on TSMC’s industry-leading processes N5A process of its new High Accuracy Sensor and Automotive Grade, Silicon Proven IPs at its booth during the upcoming TSMC 2023 NA OIP Ecosystem Forum.
Analog Bits will offer silicon proven SERDES on Intel 3. SERDES will be a multi-rate, multi-protocol area and power optimized PCIe Gen5 SERDES for applications that require lane to lane programmability and also support legacy protocols such as SAS and SATA.
Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
Analog Bits will be showcasing the silicon on TSMC’s industry-leading N3E process for its Wide Range PLL, PVT Sensor, Droop Detector, Bandgap, Crystal Oscillator and Clock Buffers at its booth during the upcoming TSMC 2023 North America Technology Symposium.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensors on TSMC’s industry-leading N4 and N5 processes at its booth during the upcoming TSMC 2022 NA Open Innovation Platform
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum