News Alert

Analog Bits Showcases PCIe Gen2/Gen3/Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm/12nm/16nm/22nm Process Technology

Highlights

 

  • Analog Bits is highlighting front-end design kits for a complete PCIe clocking subsystem.
  • The Analog Bits clock PHY lowers Bill of Materials cost and saves power pins by sharing with the entire macro.

Santa Clara, CA, April 23rd, 2019 – Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions is highlighting front-end design kits for a complete PCIe clocking subsystem, which integrates the oscillator, PCIe class 100MHz reference clock generator with built-in Spread Spectrum Clock Generation (SSCG) and HCSL clock output buffer all into one macro. The Analog Bits clock PHY lowers Bill of Materials cost and saves power pins by sharing with the entire macro. In addition, this integrated approach inherently lowers power, improves jitter performance, and optimizes for noise rejection. As a result, the subsystem generates a superior 100MHz output clock which meets and exceeds PCIe Gen2, Gen3 and Gen4 SERDES requirements. The design is silicon-proven on TSMC’s industry leading 16nm FinFET Compact Technology (16FFC). The front-end design kits on TSMC’s 12nm FinFET Compact and 7nm FinFET process are immediately available for customer tape-out starts in early Q4, 2019.

What

PCIe Gen2/Gen3/Gen4 compliant clock subsystem front-end design kits on TSMC’s logic process technologies from 22nm to 7nm

When

April 23, 2019 (registration begins at 8:30am)

Where

2019 TSMC Technology Symposium, Booth: 515, Santa Clara Convention Center, 5001 Great America Parkway, Santa Clara, CA 95054

Notice: The TSMC Technology Symposium is an invitation only event and all attendees should pre-register.

 

Resources

To learn more about Analog Bits’ foundation analog IP, visit www.analogbits.com or email us at: info@analogbits.com.

About Analog Bits

About Analog Bits: Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.

Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s, Sensors, as well as specialized memories such as high-speed SRAMs and TCAMs.

With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

 

Editorial Contact:

Will Wong
Analog Bits
will@analogbits.com
(650) 314-0200

Analog Bits Awarded TSMC’s 2025 OIP Partner of the Year Award

We are honored to receive the 2025 OIP Partner of the Year Award from TSMC in the Analog IP category for enabling customer designs with broad portfolio of IPs to accelerate design creation.

Analog Bits Steps into the Spotlight at TSMC OIP – SemiWiki Article

We are honored to be featured in a recent SemiWiki article recapping the TSMC 2025 North America Open Innovation Platform® (OIP) where we announced our new IP including LDOs, power supply droop detectors, and embedded clock LC PLLs on TSMC's N3P and N2P processes.

Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum

Company will demonstrate newest LDOs, PLLs, and sensors proven on TSMC’s latest process technologies at the TSMC 2025 Open Innovation Platform® (OIP) Ecosystem Forum in Silicon Valley

Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times

Analog Bits CEO, Mahesh Tirupattur, was recently interviewed by EE Times. See the interview below.

Analog Bits at the 2025 Design Automation Conference – SemiWiki Article

Analog Bits will showcase multiple working analog IPs at the 2025 Design Automation Conference, including at 2nm and 3nm nodes.

Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy – SemiWiki Article

We are honored to be featured in a recent SemiWiki article highlighting our demos of working IP on TSMC 3nm and 2nm at the TSMC 2025 North American Technology Symposium

Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium

Novel Power Management such as LDO, Droop Detector, Low Jitter and Pinless Clocking and High Accuracy PVT Sensor IP’s

2025 Outlook with Mahesh Tirupattur of Analog Bits – QA with SemiWiki

We were honored to be featured in a recent SemiWiki article looking back at highlights from 2024. Our CEO, Mahesh Tirupattur, also discusses our plans for business growth and expectations for the industry in 2025.

Analog Bits Builds a Road to the Future at TSMC OIP

We were honored to be featured in a recent SemiWiki article highlighting our recent sensing and power management innovations presented at the recent TSMC Open Innovation Platform (OIP) Ecosystem Forum.

Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the 2024 TSMC Open Innovation Platform Ecosystem Forum

Analog Bits will be demonstrating their newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, and more in TSMC N3P process at their booth at the 2024 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara Convention Center, Santa Clara, California.