Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Analog Bits is demonstrating its silicon results targeting automotive grade for its analog and mixed signal IP products on TSMC’s N7 process. The list of IPs includes wide range Integer PLL, Fractional PLL, Sensors, differential high speed IOs and Wide Frequency Range Oscillator Macro.
- The complete family of analog and mixed-signal IPs, now with characterization report is immediately available for customer integration and tape-out.
Santa Clara, CA, September 26th, 2019 – Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions is demonstrating its silicon results targeting automotive grade for its analog and mixed signal IP products on TSMC’s N7 process. The list of IPs includes wide range Integer PLL, Fractional PLL, Sensors, differential high speed IOs and Wide Frequency Range Oscillator Macro.
7nm test chip silicon measurement targeting automotive grade: Highlights of the Demo:
- 8 GHz PLLs for Integer and FracN
- 4 Gbps TX and RX IO’s
- Wide Frequency Range Oscillator Macro
- Integrated Sensors
September 26, 2019 (registration begins at 8:00am)
TSMC 2019 Open Innovation Platform® Ecosystem Forum, Booth: 908, Santa Clara Convention Center, 5001 Great America Parkway, Santa Clara, CA 95054
About Analog Bits
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.
Products include precision clocking macros such as PLLs & Sensors programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized Sensors.
With billions of IP cores fabricated in customer silicon, from 0.35-micron to 5-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum