News Alert

Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform

Highlights

 

  • Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP.
  • Key IP features of Analog Bits offering for GF's 12LP platform and 12LP+ solution include integer and Fractional Phase-Lock Loop (PLL), ring oscillator based PCIe 2/3 PLL, Process Voltage and Temperature (PVT) sensors, and Power on Reset (POR) circuitry and LC oscillator based PCIe 4/5 PLL for 12LP+.

Sunnyvale, California, September 24, 2020 – Analog Bits today announced a comprehensive library of foundation analog IP portfolio that is available on GLOBALFOUNDRIES® (GF®) 12LP FinFET platform and 12LP+ solution for artificial intelligence (AI), cloud computing, and high-end consumer system-on-chips (SoCs). Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP.

The key IP features of Analog Bits offering for GF's 12LP platform and 12LP+ solution include integer and Fractional Phase-Lock Loop (PLL), ring oscillator based PCIe 2/3 PLL, Process Voltage and Temperature (PVT) sensors, and Power on Reset (POR) circuitry and LC oscillator based PCIe 4/5 PLL for 12LP+. GF’s 12LP platform and 12LP+ solution offers chip designers a best-in-class combination of performance, power and area, along with a set of key features, cost-efficient development and fast time-to-market for high-growth cloud and edge AI applications.

“Our collaboration with Analog Bits is focused on enabling our mutual customers with proven IP to deliver innovative next-generation chip designs,” said Mark Ireland, vice president of Ecosystem and Design Solutions at GF. “The availability of Analog Bits’ IP on GLOBALFOUNDRIES 12LP platform and 12LP+ solution enables customers to further differentiate their products in AI, cloud, and high-end consumer applications.”

“GLOBALFOUNDRIES has been a good partner for Analog Bits,” said Mahesh Tirupattur executive vice president at Analog Bits. “We are excited about the adoption and usage of our analog IP portfolio on GLOBALFOUNDRIES’ most advanced FinFET platform to address evolving AI requirements and the growing applications creating urgent demand for high-performance SoCs.”

Analog Bits’ Mahesh Tirupattur will be speaking at GLOBALFOUNDRIES 2020 GTC, a virtual event on September 24. The presentation titled “Foundation Analog IP for Hi-Rel and Hi-Performance SoCs” will cover system clocking solutions for high performance SoC’s, PCIe power and system benefits with integrated clocking, sensors and novelty of new system solutions and silicon results for the aforementioned IP.

Resources

To learn more about Analog Bits’ foundation analog IP, visit www.analogbits.com or email us at: info@analogbits.com.

About Analog Bits

Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.

Products include precision clocking macros such as PLLs & Sensors programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized Sensors.

With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

 

Editorial Contact:

Hailey Carroll
Analog Bits
haileyc@analogbits.com
(650) 314-0200

Analog Bits Awarded TSMC’s 2025 OIP Partner of the Year Award

We are honored to receive the 2025 OIP Partner of the Year Award from TSMC in the Analog IP category for enabling customer designs with broad portfolio of IPs to accelerate design creation.

Analog Bits Steps into the Spotlight at TSMC OIP – SemiWiki Article

We are honored to be featured in a recent SemiWiki article recapping the TSMC 2025 North America Open Innovation Platform® (OIP) where we announced our new IP including LDOs, power supply droop detectors, and embedded clock LC PLLs on TSMC's N3P and N2P processes.

Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum

Company will demonstrate newest LDOs, PLLs, and sensors proven on TSMC’s latest process technologies at the TSMC 2025 Open Innovation Platform® (OIP) Ecosystem Forum in Silicon Valley

Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times

Analog Bits CEO, Mahesh Tirupattur, was recently interviewed by EE Times. See the interview below.

Analog Bits at the 2025 Design Automation Conference – SemiWiki Article

Analog Bits will showcase multiple working analog IPs at the 2025 Design Automation Conference, including at 2nm and 3nm nodes.

Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy – SemiWiki Article

We are honored to be featured in a recent SemiWiki article highlighting our demos of working IP on TSMC 3nm and 2nm at the TSMC 2025 North American Technology Symposium

Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium

Novel Power Management such as LDO, Droop Detector, Low Jitter and Pinless Clocking and High Accuracy PVT Sensor IP’s

2025 Outlook with Mahesh Tirupattur of Analog Bits – QA with SemiWiki

We were honored to be featured in a recent SemiWiki article looking back at highlights from 2024. Our CEO, Mahesh Tirupattur, also discusses our plans for business growth and expectations for the industry in 2025.

Analog Bits Builds a Road to the Future at TSMC OIP

We were honored to be featured in a recent SemiWiki article highlighting our recent sensing and power management innovations presented at the recent TSMC Open Innovation Platform (OIP) Ecosystem Forum.

Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the 2024 TSMC Open Innovation Platform Ecosystem Forum

Analog Bits will be demonstrating their newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, and more in TSMC N3P process at their booth at the 2024 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara Convention Center, Santa Clara, California.