Analog Bits to demonstrate Low Power SERDES at TSMC’s Open Innovation Platform® Ecosystem Forum
- Analog Bits will demonstrate this licensable IP core running on TSMC’s 12nm process geometry.
- Implementations of this same multi-protocol SERDES architecture are available on a variety of TSMC process nodes and support speeds of up to 25Gb/s.
Santa Clara, CA, April 23rd, 2019 – Analog Bits (www.analogbits.com), an industry leading provider of low-power mixed-signal IP (Intellectual Property) solutions, with a low picojoule-per-bit SERDES macro, will demonstrate this licensable IP core running on TSMC’s 12nm process geometry. Implementations of this same multi-protocol SERDES architecture are available on a variety of TSMC process nodes and support speeds of up to 25Gb/s. The combination of high performance and low power make this an excellent solution for short reach, chip-to-chip applications while support for multiple protocols means that the same SERDES architecture can be used in silicon devices requiring interfaces like SAS and PCIe. Analog Bits' products are used by numerous customers, ranging from current industry leaders such as Microchip to new companies like Wave Computing. Products include other mixed-signal IP such as PLLs, IOs and Sensors and are ported to TSMC’s advanced manufacturing nodes – including 7nm.
- New ultra-low power, multiprotocol SERDES architecture in TSMC 12FFC for low power, short reach applications
- 25Gb/s-class high performance SERDES for Data Center and enterprise applications.
October 3, 2018
TSMC 2018 Open Innovation Platform Ecosystem Forum
Booth: 308 Santa Clara Convention Center
5001 Great America Parkway Santa Clara, CA 95054
About Analog Bits
About Analog Bits: Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.
Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s, Sensors, as well as specialized memories such as high-speed SRAMs and TCAMs.
With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Automotive Grade IP’s Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
Analog Bits will offer silicon proven SERDES on Intel 3. SERDES will be a multi-rate, multi-protocol area and power optimized PCIe Gen5 SERDES for applications that require lane to lane programmability and also support legacy protocols such as SAS and SATA.
Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
Analog Bits will be showcasing the silicon on TSMC’s industry-leading N3E process for its Wide Range PLL, PVT Sensor, Droop Detector, Bandgap, Crystal Oscillator and Clock Buffers at its booth during the upcoming TSMC 2023 North America Technology Symposium.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensors on TSMC’s industry-leading N4 and N5 processes at its booth during the upcoming TSMC 2022 NA Open Innovation Platform
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum