Analog Bits Awarded ISO 9001 and ASIL B Ready Certifications
Certified Commitment to Automotive and Aerospace market
- Analog Bits has completed and passed the ISO 9001 certification process for design and development of low-power IPs.
- Analog Bits has received ISO 26262 ASIL B Ready Certification for their Core Powered Fractional-N/SSCG PLL and Core Powered PVT Sensor on the TSMC N5 process. The ISO 26262 automotive flow includes the FMEDA report, Safety Manual, and ASIL B Ready certification.
Sunnyvale, CA, January 17, 2023 –Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions, has received ISO 9001 Certification for design and development of low-power clocking, sensors, and interconnected IPs. Analog Bits has also completed the ISO 26262 ASIL certification process for multiple IPs on the TSMC N5 technology.
“Analog Bits have always prided ourselves in providing high quality IP’s to our customers. These certifications such as ISO and Safety Manuals are very important and mandated by our high-end automotive customers,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “Our customers can now have a sense of confidence designing mission critical automotive SOCs using Analog Bits’ IPs.”
About Analog Bits
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum