Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform
- Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP.
- Key IP features of Analog Bits offering for GF's 12LP platform and 12LP+ solution include integer and Fractional Phase-Lock Loop (PLL), ring oscillator based PCIe 2/3 PLL, Process Voltage and Temperature (PVT) sensors, and Power on Reset (POR) circuitry and LC oscillator based PCIe 4/5 PLL for 12LP+.
Sunnyvale, California, September 24, 2020 – Analog Bits today announced a comprehensive library of foundation analog IP portfolio that is available on GLOBALFOUNDRIES® (GF®) 12LP FinFET platform and 12LP+ solution for artificial intelligence (AI), cloud computing, and high-end consumer system-on-chips (SoCs). Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP.
The key IP features of Analog Bits offering for GF's 12LP platform and 12LP+ solution include integer and Fractional Phase-Lock Loop (PLL), ring oscillator based PCIe 2/3 PLL, Process Voltage and Temperature (PVT) sensors, and Power on Reset (POR) circuitry and LC oscillator based PCIe 4/5 PLL for 12LP+. GF’s 12LP platform and 12LP+ solution offers chip designers a best-in-class combination of performance, power and area, along with a set of key features, cost-efficient development and fast time-to-market for high-growth cloud and edge AI applications.
“Our collaboration with Analog Bits is focused on enabling our mutual customers with proven IP to deliver innovative next-generation chip designs,” said Mark Ireland, vice president of Ecosystem and Design Solutions at GF. “The availability of Analog Bits’ IP on GLOBALFOUNDRIES 12LP platform and 12LP+ solution enables customers to further differentiate their products in AI, cloud, and high-end consumer applications.”
“GLOBALFOUNDRIES has been a good partner for Analog Bits,” said Mahesh Tirupattur executive vice president at Analog Bits. “We are excited about the adoption and usage of our analog IP portfolio on GLOBALFOUNDRIES’ most advanced FinFET platform to address evolving AI requirements and the growing applications creating urgent demand for high-performance SoCs.”
Analog Bits’ Mahesh Tirupattur will be speaking at GLOBALFOUNDRIES 2020 GTC, a virtual event on September 24. The presentation titled “Foundation Analog IP for Hi-Rel and Hi-Performance SoCs” will cover system clocking solutions for high performance SoC’s, PCIe power and system benefits with integrated clocking, sensors and novelty of new system solutions and silicon results for the aforementioned IP.
About Analog Bits
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.
Products include precision clocking macros such as PLLs & Sensors programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized Sensors.
With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Automotive Grade IP’s Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
Analog Bits will offer silicon proven SERDES on Intel 3. SERDES will be a multi-rate, multi-protocol area and power optimized PCIe Gen5 SERDES for applications that require lane to lane programmability and also support legacy protocols such as SAS and SATA.
Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
Analog Bits will be showcasing the silicon on TSMC’s industry-leading N3E process for its Wide Range PLL, PVT Sensor, Droop Detector, Bandgap, Crystal Oscillator and Clock Buffers at its booth during the upcoming TSMC 2023 North America Technology Symposium.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensors on TSMC’s industry-leading N4 and N5 processes at its booth during the upcoming TSMC 2022 NA Open Innovation Platform
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum