News Alert

Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform

Highlights

 

  • Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP.
  • Key IP features of Analog Bits offering for GF's 12LP platform and 12LP+ solution include integer and Fractional Phase-Lock Loop (PLL), ring oscillator based PCIe 2/3 PLL, Process Voltage and Temperature (PVT) sensors, and Power on Reset (POR) circuitry and LC oscillator based PCIe 4/5 PLL for 12LP+.

Sunnyvale, California, September 24, 2020 – Analog Bits today announced a comprehensive library of foundation analog IP portfolio that is available on GLOBALFOUNDRIES® (GF®) 12LP FinFET platform and 12LP+ solution for artificial intelligence (AI), cloud computing, and high-end consumer system-on-chips (SoCs). Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP.

The key IP features of Analog Bits offering for GF's 12LP platform and 12LP+ solution include integer and Fractional Phase-Lock Loop (PLL), ring oscillator based PCIe 2/3 PLL, Process Voltage and Temperature (PVT) sensors, and Power on Reset (POR) circuitry and LC oscillator based PCIe 4/5 PLL for 12LP+. GF’s 12LP platform and 12LP+ solution offers chip designers a best-in-class combination of performance, power and area, along with a set of key features, cost-efficient development and fast time-to-market for high-growth cloud and edge AI applications.

“Our collaboration with Analog Bits is focused on enabling our mutual customers with proven IP to deliver innovative next-generation chip designs,” said Mark Ireland, vice president of Ecosystem and Design Solutions at GF. “The availability of Analog Bits’ IP on GLOBALFOUNDRIES 12LP platform and 12LP+ solution enables customers to further differentiate their products in AI, cloud, and high-end consumer applications.”

“GLOBALFOUNDRIES has been a good partner for Analog Bits,” said Mahesh Tirupattur executive vice president at Analog Bits. “We are excited about the adoption and usage of our analog IP portfolio on GLOBALFOUNDRIES’ most advanced FinFET platform to address evolving AI requirements and the growing applications creating urgent demand for high-performance SoCs.”

Analog Bits’ Mahesh Tirupattur will be speaking at GLOBALFOUNDRIES 2020 GTC, a virtual event on September 24. The presentation titled “Foundation Analog IP for Hi-Rel and Hi-Performance SoCs” will cover system clocking solutions for high performance SoC’s, PCIe power and system benefits with integrated clocking, sensors and novelty of new system solutions and silicon results for the aforementioned IP.

Resources

To learn more about Analog Bits’ foundation analog IP, visit www.analogbits.com or email us at: info@analogbits.com.

About Analog Bits

Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.

Products include precision clocking macros such as PLLs & Sensors programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized Sensors.

With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

 

Editorial Contact:

Hailey Carroll
Analog Bits
haileyc@analogbits.com
(650) 314-0200

Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes

Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum

Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium

Company to present demo of IPs on 5nm test chips at TSMC Online Technology Symposium

Analog Bits Announces Analog IP Availability on Samsung Technologies

Company to present differentiating, low power analog foundation IP and SERDES technology at Samsung Foundry SAFE Forum 2020

Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000

Wide-range PLL and low-power, small footprint PVT sensor deployed in new machine Intelligence compute blade on 7nm technology

Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform® Ecosystem Forums

Analog Bits will present two ground-breaking papers at this year’s TSMC Online Open Innovation Platform® (OIP) Ecosystem forums on August 25th

Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process

The complete family of analog and mixed-signal IPs, now with characterization report is immediately available for customer integration and tape-out

Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications

Analog Bits’ Analog and Mixed Signal IPs Including Various PLLs, PCIe Reference Clock, Sensors and Power Circuits with GLOBALFOUNDRIES 12nm FinFET (12LP) Enable Customers Lowest System Level Cost & Power

Analog Bits Showcases PCIe Gen2/Gen3/Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm/12nm/16nm/22nm Process Technology

Analog Bits is highlighting front-end design kits for a complete PCIe clocking subsystem

Analog Bits to demonstrate Low Power SERDES at TSMC’s Open Innovation Platform® Ecosystem Forum

Analog Bits will demonstrate this licensable IP core running on TSMC’s 12nm process geometry.

Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC’s Open Innovation Platform® Ecosystem Forum

Analog Bits will demonstrate two new IP solutions at this TSMC’s Open Innovation Platform Ecosystem Forum in Santa Clara, CA.