News Alert

Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications

Analog Bits’ Analog and Mixed Signal IPs Including Various PLLs, PCIe Reference Clock, Sensors and Power Circuits with GLOBALFOUNDRIES 12nm FinFET (12LP) Enable Customers Lowest System Level Cost & Power

Highlights

 

  • Analog Bits analog and mixed signal IP design kit is available for GLOBALFOUNDRIES 12nm FinFET to meet customer’s processing needs for compute-intensive applications
  • Join Analog Bits and GLOBALFOUNDRIES at Design Automation Conference in Las Vegas, Nevada on June 3rd to learn more about the 12LP process technology solution

Las Vegas, Nevada June 3, 2019 – Analog Bits and GLOBALFOUNDRIES (GF) today announced the availability of Analog Bits analog and mixed signal IP design kits for GF’s 12nm Leading-Performance (12LP) process technology. Through collaboration with GF, the IP portfolio includes wide range fractional Phase-Lock Loop (PLL) with Spread Spectrum Clock Generation (SSCG), PCIe reference clock PLL subsystem, Process, Voltage, and Temperature (PVT) Sensor and Power-On-Reset (POR) circuitry. Silicon Reports based on these IPs will be available 2Q 2020, and first customer tape-out is expected in 2H 2020.

GF’s 12LP technology is specifically designed to deliver the ultra-high performance and data- processing capacity customers need to support their Compute, Connect and Storage (CCS), AI/ML, high-end consumer and automotive solutions in the era of big data and cognitive computing. The technology, which delivers a 10 percent improvement in logic density and more than a 15 percent improvement in performance compared to the previous FinFET generation, includes new market-focused features specifically designed for automotive electronics and RF/analog applications.

"GF continues to see growing demand for feature rich offerings driven by AI and 5G. Analog and mixed signal IP combined with our 12LP technology offers our customers the differentiated process design creation to address these demands," said Mark Ireland, vice president of ecosystem partnerships at GF. “By collaborating closely with Analog Bits we are enabling our mutual customers to integrate all IP blocks to reach the target Performance, Power, and Area (PPA) for system level integration and deliver differentiated end products for a broad set of market segments.”

“The analog and mixed signal IP is the knowledge and insight from 20 years working with tier- one semiconductor design teams to understand their needs at the system level,” said Mahesh Tirupattur, executive vice president at Analog Bits. “Our close collaboration with GF gives us the opportunity to help our mutual customers deliver the best possible PPA. We truly appreciate our years of strategic partnership with GF.”

Resources

To learn more about Analog Bits’ broad range of wide range Fractional N SSCG PLL, PCIe reference clock PLL, PVT Sensor, Power-on-Reset (POR) and other products, visit www.analogbits.com or email us at: info@analogbits.com.

About Global Foundries

GLOBALFOUNDRIES (GF) is a leading full-service foundry delivering truly differentiated semiconductor technologies for a range of high-growth markets. GF provides a unique combination of design, development, and fabrication services, with a range of innovative IP and feature-rich offerings including FinFET, FDX™, RF and analog/mixed signal. With a manufacturing footprint spanning three continents, GF has the flexibility and agility to meet the dynamic needs of clients across the globe. GF is owned by Mubadala Investment Company. For more information, visit www.globalfoundries.com.

 

Editorial Contact:

Will Wong
Analog Bits
will@analogbits.com
(650) 314-0200

Erica McGill
GLOBALFOUNDRIES
518-795-5240
erica.mcgill@globalfoundries.com

About Analog Bits

Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 14-nm processes, Analog Bits has an outstanding heritage of "first-time- working” with foundries and IDMs.

 

Editorial Contact:

Will Wong
Analog Bits
will@analogbits.com
(650) 314-0200

Erica McGill
GLOBALFOUNDRIES
518-795-5240
erica.mcgill@globalfoundries.com

Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium

Company to present demo of IPs on 5nm test chips at TSMC Online Technology Symposium

Analog Bits Announces Analog IP Availability on Samsung Technologies

Company to present differentiating, low power analog foundation IP and SERDES technology at Samsung Foundry SAFE Forum 2020

Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform

Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP

Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000

Wide-range PLL and low-power, small footprint PVT sensor deployed in new machine Intelligence compute blade on 7nm technology

Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform® Ecosystem Forums

Analog Bits will present two ground-breaking papers at this year’s TSMC Online Open Innovation Platform® (OIP) Ecosystem forums on August 25th

Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process

The complete family of analog and mixed-signal IPs, now with characterization report is immediately available for customer integration and tape-out

Analog Bits Showcases PCIe Gen2/Gen3/Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm/12nm/16nm/22nm Process Technology

Analog Bits is highlighting front-end design kits for a complete PCIe clocking subsystem

Analog Bits to demonstrate Low Power SERDES at TSMC’s Open Innovation Platform® Ecosystem Forum

Analog Bits will demonstrate this licensable IP core running on TSMC’s 12nm process geometry.

Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC’s Open Innovation Platform® Ecosystem Forum

Analog Bits will demonstrate two new IP solutions at this TSMC’s Open Innovation Platform Ecosystem Forum in Santa Clara, CA.

Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium

Analog Bits announced availability of front-end design kits which enable use of low power IP on TSMC’s latest 7nm process nodes.