Billions of IP in Silicon
Senior SERDES RTL Design Engineer
Job Description:
In this position you will play a key technical leadership role in developing and verifying PCS RTL for low power, high-speed, Fin-FET SERDES macro to be used in numerous products from high performance data center SoCs to low power consumer SoCs. You will join a highly collaborative team, and your success will have a significant impact on our products.
Candidate should have an interest in all the “Key Qualifications” listed, and significant experience in some of them.
Key Qualifications:
- 5+ years of SERDES PCS and PMA RTL development experience
- Expertise in SERDES protocols and PCS architecture such as PCIe, SATA, SAS, Ethernet
- Experience in PHY-level protocol test suite development and integration with link layer controllers
- Experience in high speed FPGA RTL porting, IO mapping, synthesis, timing closure
- Verilog/Verilog-A/System Verilog, functional verification skills
- Skills in writing and maintaining python code as lab test bench GUI and for test automation
- Knowledgeable in advanced RTL digital design methodology
- Working experience with Lint, CDC, Synthesis/P&R/STA, CTS, Xilinx FPGA compiler tools
- Excellent team player and clear communicator
- Ability and desire to lead while providing technical guidance
Description:
- Contribute to the development and verification of advanced SERDES PCS logic, including clock domains crossing, calibration logic, equalization, adaptation, auto-negotiation, BER eye monitor, etc
- Develop micro-architecture and test-chip/test-system specifications
- Develop Verilog test benches, diagnostics, and product test flow procedures
- Work closely with the PMA design team
- Document the design for internal and external purposes, including maintaining PHY user guides
- Interface with customers and assist in integrating the Serdes IP
- Participate in all test chip and bring up activities
- Help improve RTL design and verification methodology
- Schedule and track the RTL development process. Provide regular status updates.
Education:
BS required / MS or PhD preferred in electrical engineering or related field
Contact:
To apply, indicate the Job Title you are interested in and send us your resume on jobs_web@analogbits.com
2020 EVENTS
Samsung SAFE
Virtual Event Oct 28
Asia GTC
Virtual Event Nov 3
China GTC
Virtual Event Nov 5
NA Technology Symposium and OIP Ecosystem Forum
Virtual Event available until Nov. 23
Taiwan Technology Symposium
Virtual Event available until Nov. 23
Europe Technology Symposium and OIP Ecosystem Forum
Virtual Event available until Nov. 23
China Technology Symposium
Virtual Event available until Nov. 23
China OIP Ecosystem Forum
Virtual Event available until Nov. 23
Japan Technology Symposium
Virtual Event available until Nov. 23
NEWS
- Analog Bits Announces Analog IP Availability on Samsung Technologies
-
Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform
- Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000
- Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform® Ecosystem Forums
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications
- Analog Bits Showcases PCIe Gen2/Gen3/Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm/12nm/16nm/22nm process technology
- Analog Bits to Demonstrate Low Power SERDES at TSMC's Open Innovation Platform® Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium