Billions of IP in Silicon
Senior SERDES Circuit Designer
Job Description:
In this position you will play a key technical leadership role in developing advanced mixed signal circuits for low power, high-speed, Fin-FET SERDES macro to be used in numerous products from high performance data center SoCs to low power consumer SoCs. You will join a highly collaborative team, and your success will have a significant impact on our products.
Candidate should have an interest in all the “Key Qualifications” listed, and significant experience in some of them.
Key Qualifications:
- 2 to 7 years of hands on circuit design in high-speed SERDES
- Knowledge of SERDES circuit architecture
- Strong understanding of analog design fundamentals
- Mix signal, analog and digital circuit design in 28nm process and below
- Analog front-end design for RX
- Equalization design – CTLE and/or DFE
- Adaptation algorithms for system level simulations
- High Speed Clocking
- TX Serializer and Driver Design
- Signal Integrity
- Ability to operate lab equipment such as J-BERT, high-speed scopes, etc
- Ability to provide customer support
Description:
- Contribute to the circuit design of advanced Fin-FET SERDES macros
- Design of different circuit blocks: CTLE, DFE, data samplers, driver, PLL, clocking, CDR, etc
- Layout supervision and post-layout analysis
- Design review and documentation
- Silicon bring-up, debug, and evaluation
Education:
BS required / MS or above preferred in electrical engineering or related field
Contact:
To apply, indicate the Job Title you are interested in and send us your resume on jobs_web@analogbits.com
2020 EVENTS
Samsung SAFE
Virtual Event Oct 28
Asia GTC
Virtual Event Nov 3
China GTC
Virtual Event Nov 5
NA Technology Symposium and OIP Ecosystem Forum
Virtual Event available until Nov. 23
Taiwan Technology Symposium
Virtual Event available until Nov. 23
Europe Technology Symposium and OIP Ecosystem Forum
Virtual Event available until Nov. 23
China Technology Symposium
Virtual Event available until Nov. 23
China OIP Ecosystem Forum
Virtual Event available until Nov. 23
Japan Technology Symposium
Virtual Event available until Nov. 23
NEWS
- Analog Bits Announces Analog IP Availability on Samsung Technologies
-
Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform
- Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000
- Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform® Ecosystem Forums
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Analog Bits and GLOBALFOUNDRIES Deliver Differentiated Analog and Mixed Signal IP for High-Performance Mobile and Compute Applications
- Analog Bits Showcases PCIe Gen2/Gen3/Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm/12nm/16nm/22nm process technology
- Analog Bits to Demonstrate Low Power SERDES at TSMC's Open Innovation Platform® Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium