by admin | Nov 15, 2021 | Uncategorized
News Alert Analog Bits to Demonstrate Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021 Highlights Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP. When...
by admin | Oct 25, 2021 | Uncategorized
News Alert Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes Highlights Come and see our demo of these IPs on N5 test-chips - 20GHz C2C PLL with very low DJ, 8GHz Low Power PLL for digital SoC...
by admin | May 27, 2021 | Uncategorized
News Alert Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium Highlights Come and see our demo of these IPs on 5nm test-chips – 20GHz C2C PLL with very low DJ, 8GHz Low Power PLL for digital SOC application, PVT Sensor,...
by admin | Oct 28, 2020 | Uncategorized
News Alert Analog Bits Announces Analog IP Availability on Samsung Technologies Company to present differentiating, low power analog foundation IP and SERDES technology at Samsung Foundry SAFE Forum 2020 Highlights Portfolio of clocking, sensor, I/O and SERDES...
by admin | Sep 24, 2020 | Uncategorized
News Alert Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform Highlights Analog Bits silicon-proven IP is available now on GF’s 12LP and design kits are available for 12LP+IP. Key IP features of Analog Bits offering...
Recent Comments