Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
- Analog Bits will be showcasing the silicon on TSMC’s industry-leading N3E process for its Wide Range PLL, PVT Sensor, Droop Detector, Bandgap, Crystal Oscillator and Clock Buffers at its booth during the upcoming TSMC 2023 North America Technology Symposium.
April 26, 2023
Sunnyvale, CA, April 24, 2023 –Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be demonstrating silicon data on the TSMC N3E process. The IPs include Wide Range PLL, PVT Sensor, Droop Detector, Bandgap, Crystal Oscillator pads and Clock Buffers. This development is part of Analog Bits’ committed strategy of broadening portfolio of analog foundation IPs on TSMC’s industry-leading process technologies. Multiple test-chips are planned and being executed to address broader markets of automotive, high performance computing and advanced chiplets.
“Analog Bits continues to lead in advanced mixed signal IP’s by collaborating with TSMC and our lead customers in advanced nodes such as N3E. In each generation we not only add more novelty to our IP offerings but we solve newer and technology centric problems for our customers” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “Power management in lower geometry has become an increasing concern, our new power sensors and regulators help diagnose and take mission critical corrective actions on advanced FinFET processes. We are truly excited and honored to be TSMC’s Open Innovation Platform® (OIP) ecosystem partner and demonstrating working silicon at this Technology Symposium is our commitment to de-risk customer tape-outs and facilitate quicker adoption and volume ramps on advanced technologies.”
About Analog Bits
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Automotive Grade IP’s Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
Analog Bits will be showcasing numerous IP’s on TSMC’s industry-leading processes N5A process of its new High Accuracy Sensor and Automotive Grade, Silicon Proven IPs at its booth during the upcoming TSMC 2023 NA OIP Ecosystem Forum.
Analog Bits will offer silicon proven SERDES on Intel 3. SERDES will be a multi-rate, multi-protocol area and power optimized PCIe Gen5 SERDES for applications that require lane to lane programmability and also support legacy protocols such as SAS and SATA.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensors on TSMC’s industry-leading N4 and N5 processes at its booth during the upcoming TSMC 2022 NA Open Innovation Platform
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum