News Alert

Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium

Highlights

 

  • Analog Bits announces the availability of front-end design kits which enable use of low power IP on TSMC’s latest 7nm process nodes.

Santa Clara, CA, March 13, 2017 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions, today announced availability of front-end design kits which enable use of low power IP on TSMC’s latest 7nm process nodes. These design kits provide customers with early access to Analog Bits’ latest low-power IP for SERDES, PLL, PVT sensors and POR – which are already shipping in other TSMC nodes such as 16FFC and 16FFP which will be demonstrated at the Symposium.

Multi-protocol SERDES and PVT Sensors have become an integral part of many modern SOCs, with applications including Mobile, HPC, Automotive and IoT. Analog Bits’ success in delivering low-power and flexible IP means customers can get maximum differentiation in their SOC implementations.

What

Complete products and 7nm front-end design kits for low-power Mixed Signal IP products including:

  • Multiprotocol SERDES IP: Half-power SERDES IP supporting PCIe Gen 3/4, SAS 3/4, USB 3, Interlaken, HMC 2.0, 10G-KR.
  • PLL IP: Wide range, Fine resolution and Customizable PLL & DLL IP cores
  • PVT Sensor IP: On-die sensors for real-time monitoring of Process, Voltage and Temperature (PVT)

When

March 15, 2017 (registration begins at 8:30am)

Where

2017 TSMC Technology Symposium
Booth: 404
Santa Clara Convention Center
5001 Great America Parkway Santa Clara, CA 95054

Resources

To learn more about Analog Bits’ foundation analog IP, visit www.analogbits.com or email us at: info@analogbits.com.

About Analog Bits

About Analog Bits: Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.

Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s, Sensors, as well as specialized memories such as high-speed SRAMs and TCAMs.

With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

 

Editorial Contact:

Will Wong
Analog Bits
will@analogbits.com
(650) 314-0200

Analog Bits Awarded TSMC’s 2025 OIP Partner of the Year Award

We are honored to receive the 2025 OIP Partner of the Year Award from TSMC in the Analog IP category for enabling customer designs with broad portfolio of IPs to accelerate design creation.

Analog Bits Steps into the Spotlight at TSMC OIP – SemiWiki Article

We are honored to be featured in a recent SemiWiki article recapping the TSMC 2025 North America Open Innovation Platform® (OIP) where we announced our new IP including LDOs, power supply droop detectors, and embedded clock LC PLLs on TSMC's N3P and N2P processes.

Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum

Company will demonstrate newest LDOs, PLLs, and sensors proven on TSMC’s latest process technologies at the TSMC 2025 Open Innovation Platform® (OIP) Ecosystem Forum in Silicon Valley

Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times

Analog Bits CEO, Mahesh Tirupattur, was recently interviewed by EE Times. See the interview below.

Analog Bits at the 2025 Design Automation Conference – SemiWiki Article

Analog Bits will showcase multiple working analog IPs at the 2025 Design Automation Conference, including at 2nm and 3nm nodes.

Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy – SemiWiki Article

We are honored to be featured in a recent SemiWiki article highlighting our demos of working IP on TSMC 3nm and 2nm at the TSMC 2025 North American Technology Symposium

Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium

Novel Power Management such as LDO, Droop Detector, Low Jitter and Pinless Clocking and High Accuracy PVT Sensor IP’s

2025 Outlook with Mahesh Tirupattur of Analog Bits – QA with SemiWiki

We were honored to be featured in a recent SemiWiki article looking back at highlights from 2024. Our CEO, Mahesh Tirupattur, also discusses our plans for business growth and expectations for the industry in 2025.

Analog Bits Builds a Road to the Future at TSMC OIP

We were honored to be featured in a recent SemiWiki article highlighting our recent sensing and power management innovations presented at the recent TSMC Open Innovation Platform (OIP) Ecosystem Forum.

Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the 2024 TSMC Open Innovation Platform Ecosystem Forum

Analog Bits will be demonstrating their newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, and more in TSMC N3P process at their booth at the 2024 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara Convention Center, Santa Clara, California.