News Alert

Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium

Novel Power Management such as LDO, Droop Detector, Low-Jitter and Pinless Clocking and High-Accuracy PVT Sensor IP’s

Highlights of the Demos

 

  • High-accuracy PVT Sensors, High-Performance Clocks, Droop Detectors, and more on the TSMC N2P
  • Programmable LDO, Droop Detector, High-Accuracy Sensors, Low-Jitter LC PLL and more on the TSMC N3P
  • Automotive Grade Pinless High-Accuracy PVT, Pinless PLL, PCIe SERDES on the TSMC N5A

When

April 23, 2025

Location

Santa Clara Convention Center, Booth #716

Sunnyvale, CA, April 21, 2025 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be demonstrating its newest LDO, power supply droop detectors, embedded clock LC PLL’s on the TSMC N3P process, and clocking, high-accuracy PVT and droop detectors on the TSMC N2P process at the Analog Bits booth at the TSMC 2025 North America Technology Symposium in Santa Clara, California. This demonstration will showcase Analog Bits’ industry leading portfolio of Mixed-Signal IP in TSMC’s advanced 5nm, 3nm, and 2nm processes.

 “Analog Bits is pleased to be an early partner qualifying IPs on TSMC’s N3P and N2P test-chips enabling a complete power performance architecture for our customers,” said Mahesh Tirupattur, CEO at Analog Bits. “Whether you are designing advanced datacenters, AI/ML applications, or automotive SoC’s managing power is not an after-thought, it has to be done right at the architectural phase. We have collaborated and trailblazed on our IP development with advanced customers to pre-qualify novel power management IP’s such as LDO, Droop Detectors, and high-accuracy sensors along with our sophisticated PLL’s for low jitter. Come and see our latest demos and also sample Analog Bits 2024 holiday wine at our booth.”

The company will also be participating in other locations of the TSMC Technology Symposium around the world.

Analog Bits, Inc. is the leading supplier of a broad portfolio of mixed-signal IP with a reputation for easy and reliable integration into advanced SoCs. Our products include precision clocking macros, power and temperature sensors including LDO and regulators, programmable interconnect solutions such as multi-rate SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 2nm processes, Analog Bits has an outstanding heritage of first-time-working IP’s that lower risk.

 

Editorial Contact:

Arthur Rogers
arthur@analogbits.com

Analog Bits Awarded TSMC’s 2025 OIP Partner of the Year Award

We are honored to receive the 2025 OIP Partner of the Year Award from TSMC in the Analog IP category for enabling customer designs with broad portfolio of IPs to accelerate design creation.

Analog Bits Steps into the Spotlight at TSMC OIP – SemiWiki Article

We are honored to be featured in a recent SemiWiki article recapping the TSMC 2025 North America Open Innovation Platform® (OIP) where we announced our new IP including LDOs, power supply droop detectors, and embedded clock LC PLLs on TSMC's N3P and N2P processes.

Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum

Company will demonstrate newest LDOs, PLLs, and sensors proven on TSMC’s latest process technologies at the TSMC 2025 Open Innovation Platform® (OIP) Ecosystem Forum in Silicon Valley

Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times

Analog Bits CEO, Mahesh Tirupattur, was recently interviewed by EE Times. See the interview below.

Analog Bits at the 2025 Design Automation Conference – SemiWiki Article

Analog Bits will showcase multiple working analog IPs at the 2025 Design Automation Conference, including at 2nm and 3nm nodes.

Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy – SemiWiki Article

We are honored to be featured in a recent SemiWiki article highlighting our demos of working IP on TSMC 3nm and 2nm at the TSMC 2025 North American Technology Symposium

2025 Outlook with Mahesh Tirupattur of Analog Bits – QA with SemiWiki

We were honored to be featured in a recent SemiWiki article looking back at highlights from 2024. Our CEO, Mahesh Tirupattur, also discusses our plans for business growth and expectations for the industry in 2025.

Analog Bits Builds a Road to the Future at TSMC OIP

We were honored to be featured in a recent SemiWiki article highlighting our recent sensing and power management innovations presented at the recent TSMC Open Innovation Platform (OIP) Ecosystem Forum.

Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the 2024 TSMC Open Innovation Platform Ecosystem Forum

Analog Bits will be demonstrating their newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, and more in TSMC N3P process at their booth at the 2024 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara Convention Center, Santa Clara, California.

Analog Bits Momentum and a Look to the Future

We were honored to be featured in a recent SemiWiki article highlighting our emerging 2nm designs and our focus on the future.