News Alert

Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000

Wide-range PLL and low-power, small footprint PVT sensor deployed in new machine Intelligence compute blade on 7nm technology

Highlights

 

  • Graphcore sets a new bar for performance and scalability with their IPU-Machine M2000
  • Analog Bits’ low power, wide-range integer/fractional, ultra-low jitter PLL and small footprint, integrated sensor for PVT and power supply monitoring, both in 7nm were key IP for the design to deliver reliable clocking and power management

Sunnyvale, California, September 17, 2020 – Graphcore recently introduced its second-generation IPU platform with greater processing power, more memory and built-in scalability for handling extremely large machine intelligence workloads. The IPU-Machine M2000 is a plug-and-play machine intelligence compute blade that has been designed for easy deployment and supports systems that can grow to massive scale.

Each IPU-Machine M2000 is powered by four new 7nm Colossus™ Mk2 GC200 IPU processors. GC200 integrates 1,472 separate IPU-cores and is capable of executing 8,832 separate parallel computing threads. Each IPU processor core gets a performance boost from a set of novel floating-point technologies developed by Graphcore, called AI-Float. By tuning arithmetic implementations for energy and performance in machine intelligence computation, Graphcore is able to serve up one PetaFlop of AI compute in each IPU-Machine M2000 1U blade.

The Colossus Mk2 GC200 IPU processor required a reliable and precise clocking scheme. The Analog Bits low power, wide-range integer/fractional, ultra-low jitter PLL in 7nm was chosen because of its low jitter, reliability and support for the required frequency range to clock the IPU processor. Analog Bits’ small footprint, integrated sensor for PVT and power supply monitoring in 7nm was used to ensure the device maintained the required thermal profile. The sensor also helped to ensure the integrity of the entire power delivery subsystem.

“The Mk2 IPU is a highly complex, challenging design. We needed to count on a reliable, low jitter PLL so we could focus on its unique requirements. Power dissipation for a chip this large was also a focus for us,” said Phil Horsfield, vice president silicon at Graphcore. “The Analog Bits high-performance PLL addressed our clocking needs, and their small, integrated PVT sensor ensured power dissipation stayed in spec. Access to proven IP that is easy to integrate from a reliable vendor like Analog Bits helped our design process quite a bit.”

“Every new product release from Graphcore sets a new standard for performance and scalability,” said Mahesh Tirupattur, executive vice president at Analog Bits. “We’re excited to help enable the new frontiers being opened by Graphcore’s IPU-Machine M2000.”

Resources

To learn more about Analog Bits’ foundation analog IP, visit www.analogbits.com or email us at: info@analogbits.com.

About Analog Bits

Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.

Products include precision clocking macros such as PLLs & Sensors programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized Sensors.

With billions of IP cores fabricated in customer silicon, from 0.35-micron to 5-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

 

Editorial Contact:

Hailey Carroll
Analog Bits
haileyc@analogbits.com
(650) 314-0200

Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the 2024 TSMC Open Innovation Platform Ecosystem Forum

Analog Bits will be demonstrating their newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, and more in TSMC N3P process at their booth at the 2024 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara Convention Center, Santa Clara, California.

Analog Bits Momentum and a Look to the Future

We were honored to be featured in a recent SemiWiki article highlighting our emerging 2nm designs and our focus on the future.

Analog Bits Joins the Silicon Catalyst In-Kind Partner Ecosystem

Silicon Catalyst, an incubator exclusively focused on accelerating semiconductor solutions, announced that Analog Bits, Inc. has joined as a new member of its In-Kind Partner (IKP) ecosystem.

Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium

Analog Bits will be demonstrating newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, etc. in TSMC N3P process at their booth at the TSMC 2024 North America Technology Symposium in Santa Clara Convention Center, Santa Clara, California.

Preview Mahesh Tirupattur’s Interview with EE Times

Analog Bits Executive Vice President, Mahesh Tirupattur, was recently interviewed by EE Times. See a preview of the interview below.

Analog Bits Expands Engineering Presence by Opening a Design Center in Europe

Analog Bits has expanded its engineering capacity by opening its Prague Design Centre

Analog Bits Enables the Migration to 3nm and Beyond

We were honored to be featured in a recent SemiWiki article highlighting our capabilities as a critical enabler for 3nm designs.

Analog Bits Leads the Way at TSMC OIP with High-Accuracy Sensors

Analog Bits will be showcasing numerous IP’s on TSMC’s industry-leading processes N5A process of its new High Accuracy Sensor and Automotive Grade, Silicon Proven IPs at its booth during the upcoming TSMC 2023 NA OIP Ecosystem Forum.

Analog Bits to Demonstrate Automotive Grade IP’s Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum

Analog Bits will be showcasing numerous IP’s on TSMC’s industry-leading processes N5A process of its new High Accuracy Sensor and Automotive Grade, Silicon Proven IPs at its booth during the upcoming TSMC 2023 NA OIP Ecosystem Forum.

Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings

Analog Bits will offer silicon proven SERDES on Intel 3. SERDES will be a multi-rate, multi-protocol area and power optimized PCIe Gen5 SERDES for applications that require lane to lane programmability and also support legacy protocols such as SAS and SATA.