Analog Bits Announces Mixed Signal Design Kits for 7nm at TSMC Technology Symposium
- Analog Bits announces the availability of front-end design kits which enable use of low power IP on TSMC’s latest 7nm process nodes.
Santa Clara, CA, March 13, 2017 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions, today announced availability of front-end design kits which enable use of low power IP on TSMC’s latest 7nm process nodes. These design kits provide customers with early access to Analog Bits’ latest low-power IP for SERDES, PLL, PVT sensors and POR – which are already shipping in other TSMC nodes such as 16FFC and 16FFP which will be demonstrated at the Symposium.
Multi-protocol SERDES and PVT Sensors have become an integral part of many modern SOCs, with applications including Mobile, HPC, Automotive and IoT. Analog Bits’ success in delivering low-power and flexible IP means customers can get maximum differentiation in their SOC implementations.
Complete products and 7nm front-end design kits for low-power Mixed Signal IP products including:
- Multiprotocol SERDES IP: Half-power SERDES IP supporting PCIe Gen 3/4, SAS 3/4, USB 3, Interlaken, HMC 2.0, 10G-KR.
- PLL IP: Wide range, Fine resolution and Customizable PLL & DLL IP cores
- PVT Sensor IP: On-die sensors for real-time monitoring of Process, Voltage and Temperature (PVT)
March 15, 2017 (registration begins at 8:30am)
2017 TSMC Technology Symposium
Santa Clara Convention Center
5001 Great America Parkway Santa Clara, CA 95054
To learn more about Analog Bits’ foundation analog IP, visit www.analogbits.com or email us at: firstname.lastname@example.org.
About Analog Bits
About Analog Bits: Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs.
Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s, Sensors, as well as specialized memories such as high-speed SRAMs and TCAMs.
With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Analog Bits to Demonstrate Working Silicon on TSMC N3E Process at TSMC 2023 North America Technology Symposium
Analog Bits Awarded ISO 9001 and ASIL B Ready Certifications
Analog Bits has received ISO 9001 Certification for design and development of low-power clocking, sensors, and interconnected IPs.
Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensors on TSMC’s industry-leading N4 and N5 processes at its booth during the upcoming TSMC 2022 NA Open Innovation Platform
Analog Bits to Demonstrate Pinless PLL and Sensor IP’s in TSMC N5 Process at TSMC 2022 North America Technology Symposium￼
Analog Bits will be showcasing the silicon of its Core Voltage Powered PLL and PVT Sensor on TSMC’s industry-leading N5 process at its booth during the upcoming TSMC 2022 NA Technology Symposium
SEMIFIVE Acquires Analog Bits
Accelerating SOC platform solution leadership with expanded offerings and global footprint
Analog Bits Partners with Intel Foundry Services as IP Alliance Partner
Analog Bits offers differentiated High-performance LC PLL, Sensors and IO’s on Intel 16
Analog Bits to Demonstrate Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021
Watch our Executive Vice President Mahesh Tirupattur present his paper on PCIe/CXL Gen 5 low latency SERDES in Samsung's advanced process of 8LPP.
Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
Company to present two technical papers on N5 IPs, demonstrating working Silicon of Foundation IPs Including PLLs, Sensors and IO’s Showcases Significant & Broad PPA Benefits of N5 Technology at 2021 TSMC Open Innovation Platform® (OIP) Ecosystem Forum
Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium
Company to present demo of IPs on 5nm test chips at TSMC Online Technology Symposium
Analog Bits Announces Analog IP Availability on Samsung Technologies
Company to present differentiating, low power analog foundation IP and SERDES technology at Samsung Foundry SAFE Forum 2020