Silicon Proven IP in 7LPP
Easy Migration to 5LPE
Differentiated Low Power PCI Gen4 IP
Area and power optimized Gen3 PHY
PIPE compliant PHY integrates easily with industry standard controllers
Recent Posts
- Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium
- Analog Bits Announces Analog IP Availability on Samsung Technologies
- Analog Bits Announces Foundation Analog IP Availability on GLOBALFOUNDRIES 12LP FinFET Platform
- Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000
- Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform® Ecosystem Forums
Recent Comments