Early access to TSMC shuttles
Rigorously silicon verifying our IP’s in early and multiple test-chips
Rapidly migrating and maintaining IP’s with new process rule changes and PDK updates
Broadening our portfolio of differentiated IP’s in every process node – understanding our customers needs
Multiple market adoption of our N5 IP’s in prestigious SoC designs around the world
Early N3 customers