Silicon Proven IP in 7LPP
Easy Migration to SF5A
Differentiated Low Power PCI Gen4 IP
Area and power optimized Gen3 PHY
PIPE compliant PHY integrates easily with industry standard controllers
Recent Posts
- Analog Bits Awarded TSMC’s 2025 OIP Partner of the Year Award
- Analog Bits Steps into the Spotlight at TSMC OIP – SemiWiki Article
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times
- Analog Bits at the 2025 Design Automation Conference – SemiWiki Article
Recent Comments