Silicon Proven IP in 7LPP
Easy Migration to SF5A
Differentiated Low Power PCI Gen4 IP
Area and power optimized Gen3 PHY
PIPE compliant PHY integrates easily with industry standard controllers
Recent Posts
- Making Energy and Power Management Intelligent – Mahesh Tirupattur’s Interview with EE Times
- Analog Bits at the 2025 Design Automation Conference – SemiWiki Article
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy – SemiWiki Article
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- 2025 Outlook with Mahesh Tirupattur of Analog Bits – QA with SemiWiki
Recent Comments