Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium

Highlights of Three Demo Stations

- New LDO, High accuracy PVT Sensors, High Performance Clocks, Droop Detectors, and more in N3P
- Patented Pinless PLL’s and Sensors in N3, N4 and N5
- Automotive Grade SERDES, PLL’s, Sensors, and IOs in N5A

Sunnyvale, CA, April 22, 2024 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be demonstrating newest LDO IP, Power supply droop detectors, Embedded Clock LC PLL’s, etc. in TSMC N3P process at their booth at the TSMC 2024 North America Technology Symposium in Santa Clara Convention Center, Santa Clara, California. This demonstration is showcasing Analog Bits’ industry leading portfolio of Mixed Signal IP in advanced 3nm, 4nm, 5nm, and Automotive processes.

“Analog Bits continuous customer focus and passion for innovating IP’s to solve 3nm and 2nm design problems has enabled us to rapidly innovate and deploy IP’s to lower system costs and improve performance,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “With SoC’s going multicores, managing power into the cores is imperative. We have designed novel LDO macros that can be easily scaled, arrayed and shared adjacent to CPU cores and simultaneously monitoring power supply health with our detector macros allowing customers to balance power real time. It is like PLL’s that maintain clocking stability we have are now able to offer IP’s to maintain power integrity in real time. Come and see our demos.”

When
April 24, 2024

Register:

Location
Santa Clara Convention Center, Booth #716
About Analog Bits

Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.

Editorial Contact:
Arthur Rogers
Analog Bits
arthur@analogbits.com
(650) 314-0200