ANALOG BITS TO DEMONSTRATE PINLESS PLL AND SENSOR IP’S IN TSMC N5 PROCESS AT TSMC 2022 NORTH AMERICA TECHNOLOGY SYMPOSIUM

Sunnyvale, CA, June 13, 2022 – Analog Bits (www.analogbits.com), the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be demonstrating their silicon data for their Core Voltage Powered PLL and PVT Sensor at TSMC 2022 North America Technology Symposium. This data is part of Analog Bits’ broadening the portfolio of Mixed Signal IP’s in TSMC N5 process.

“Analog Bits’ patented Core-Powered designs are disruptingly innovative IP for our industry that enable placement anywhere on a chip without requiring external power supply pins, and without compromise in analog performance metrics. This key differentiator for advanced IPs optimizes performance, clocking power and system costs,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “Customers can now integrate an analog macro like a digital gate and the macro cleans the supply and pumps it at the point of use. We are pleased to show silicon demonstration of this breakthrough technology at TSMC 2022 NA Technology Symposium.”

When  
June 16, 2022

REGISTER

https://tsmc-signup.pl-marketing.biz/attendees/2022symp/na/registration
About Analog Bits

Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.

Editorial Contact:

Arthur Rogers
Analog Bits
arthur@analogbits.com
(650) 314-0200